

Design Space Exploration for Multicore Architectures: A Power/Performance/Thermal View

Matteo Monchiero

Dipartimento di Elettronica
e Informazione

Politecnico di Milano

monchier@elet.polimi.it

Ramon Canal

Dept. d'Arquitectura de
Computadors

Universitat Politècnica
de Catalunya

rcanal@ac.upc.edu

Antonio Gonzalez

Intel Labs - Universitat
Politècnica de Catalunya

antonio.gonzalez@intel.com



Main Goals


- Exploration of private-L2 shared memory
Chip Multiprocessors
- Understanding interactions among
 - Power consumption
 - Temperature
 - Chip floorplan

2-8 cores, 2-8 wide issue, 256KB-2M L2 caches

(Benchmarks: Splash-2, AlpBench)

Energy-Delay Trade-offs

- Energy-efficient family
- Equivalent total L2 points
- Optimum is 8-core, 4-issue, 256KB-L2
- For ED2P and EDP






Floorplans Evaluation

paired

centered




lined up

256KB
L2




L2 gradient

1MB
L2



Processor Complexity



- 2-core, 256KB-L2 and variable issue
- Hotspots:
 - FP ALU
 - LSQ e Int Queue for wide issue
- Inter-proc thermal coupling
- Intra-proc thermal coupling