CONTENTS

LIST OF FIGURES ix

LIST OF ALGORITHMS xiii

LIST OF TABLES xv

PREFACE xvii

ACKNOWLEDGEMENTS xix

1 INTRODUCTION 1
- 1.1 Motivation 2
- 1.2 The Asynchronous Alternative 3
  - 1.2.1 Clock Skew Elimination 3
  - 1.2.2 Low Power 4
  - 1.2.3 Average-case Performance 5
  - 1.2.4 High Modularity 6
- 1.3 Previous Work on Asynchronous Systems 6
  - 1.3.1 Circuit Modeling 6
  - 1.3.2 Asynchronous Design Methodologies 7
- 1.4 Speed-independent Circuits 9
- 1.5 Digital Circuits Synthesis Methodology 11
- 1.6 Overview 13
  - 1.6.1 The Logic Synthesis Cycle 14
  - 1.6.2 Structure of the Work 16

2 PETRI NET SYSTEMS 17
- 2.1 Introduction 18
- 2.2 Formal Definitions and Basic Results 19
  - 2.2.1 PN Nets 19
  - 2.2.2 PN Systems 22
  - 2.2.3 A Linear Algebraic View of PN Systems 24
- 2.3 Petri net Properties. An Overview. 26
- 2.4 Petri Net Invariants 28
- 2.5 Structural Classification 29

2.5.1 Structural Subclasses 30
2.5.2 Structural Components 31
2.6 Structural Analysis of Free Choice Petri Nets 34
2.6.1 Structural Liveness / Safeness Verification 34
2.6.2 Abstraction Rules 35
2.6.3 Linear Dependency Rules 36
2.6.4 Initial Home Marking Verification 38
2.7 Conclusions 38

3 SIGNAL TRANSITION GRAPHS 39
3.1 Introduction 40
3.2 STG Formalization 41
3.2.1 Equivalent State Transition Diagram 42
3.2.2 Correctness Conditions 43
3.3 STG Temporal Relations 44
3.3.1 Dynamic Characterization 45
3.3.2 Structural Computation 48
3.4 Structural STG Correctness Verification 50
3.5 STG and STD Relation 53
3.5.1 STG Structural Regions 54
3.5.2 Structural Region Approximations 55
3.6 State Machine Covers 58
3.7 Conclusions 61

4 UNIQUE AND COMPLETE STATE CODING 63
4.1 Introduction 64
4.2 Exact USC Property Analysis 65
4.2.1 USC Property at STG-level 66
4.2.2 USC Checking Procedure 71
4.3 Conservative USC Property Analysis 73
4.3.1 Polynomial USC Checking 73
4.3.2 Fake Conflict Elimination 75
4.4 CSC Property Analysis 78
4.4.1 CSC Property Reformulation 78
4.4.2 Sufficient CSC Checking Procedure 80
4.5 State Signal Insertion 86
4.5.1 Coding Conflict Selection 86
4.5.2 SM-component Bi-partition 89
4.5.3 SM-Component Signal Insertion 94
4.6 Methodology Correctness 98
4.7 Experimental Results 99
4.8 Conclusions 100

5 PERSISTENCY ANALYSIS 101
5.1 Introduction 102
5.2 Checking for Non-persistent Transitions 103
5.2.1 Non-persistent Transitions 104
5.2.2 Structural Verification 105
5.3 Non-persistency Elimination by Signal Insertion 109
5.3.1 Local Signal Insertion 110
5.3.2 Persistency Checking on SM-Components 111
5.3.3 Signal Insertion by SM-Component Bi-partition 114
5.4 Non-persistency Elimination by Concurrency Reduction 115
5.4.1 Persistency and Concurrency Constraints 116
5.4.2 Conditions of Application 118
5.5 Conclusions 120

6 SYNTHESIS CONDITIONS 123
6.1 Introduction 124
6.2 State Transition Diagrams 125
6.2.1 The STD Model 125
6.2.2 Signal Regions 126
6.2.3 Properties and Objects of STDs 130
6.2.4 Next State Function and State Coding 131
6.3 Implementation Architecture Overview 132
6.4 Speed-independence Conditions 134
6.5 Region Cover Minimization 147
6.5.1 Monotony Verification 147
6.5.2 Minimization Techniques 148
6.5.3 Signal Network Synthesis 150
6.6 Easing the Synthesis Requirements 151
6.6.1 Distributivity 152
6.6.2 Persistency 153
6.6.3 Unique Minimal/Maximal State 156
6.6.4 State Encoding 157
6.6.5 Complete Region Covers 158
6.7 Transformation Techniques for Synthesis 160
6.7.1 Persistency Transformations 161
6.7.2 State Encoding Transformations 163
6.7.3 Transformations for Region Splitting 164
6.8 A Synthesis Example 165
6.9 Conclusions 170

7 SYNTHESIS ALGORITHMS 171
7.1 Introduction 172
7.1.1 Previous Synthesis Approaches 172

7.1.2 The Proposed Methodology 173
7.2 Overview 175
7.3 The Example 176
7.4 Implementation Architecture Overview 178
7.4.1 Standard C-implementation 179
7.4.2 Standard RS-implementation 180
7.4.3 Standard DC-implementation 180
7.5 Speed-independence Synthesis Conditions 181
7.5.1 The Monotony Conditions 181
7.5.2 State Coding and Persistency Conditions 184
7.5.3 Synthesis Cycle 185
7.6 STG Structural Analysis 187
7.6.1 STD and STG Correspondence 187
7.6.2 Concurrency Relation 189
7.6.3 Structural Marking Analysis 190
7.7 Signal Region Analysis 191
7.7.1 Signal Region Structure 192
7.7.2 Signal Region Coding 195
7.7.3 Cover Function Refinement 197
7.7.4 Insertion of State Signals 204
7.8 Structural Synthesis Methodology 205
7.8.1 Initial Region Covers 205
7.8.2 Checking the Synthesis Conditions 206
7.8.3 Complete Region Cover Checking 209
7.8.4 Minimization Techniques 210
7.8.5 Synthesis Algorithm 213
7.9 Experimental Results 215
7.9.1 Heuristic Area Minimization 216
7.9.2 Area of the Circuits 217
7.9.3 Running Time: Structural vs. State-based 218
7.10 Conclusions 219

8 CONCLUSIONS AND FUTURE RESEARCH 221
8.1 Introduction 222
8.2 Contributions 223
8.3 Future Research Lines 227

REFERENCES 229