

# Power/Performance/Thermal trade-offs in microarchitecture

**David Oro**

Dept. d'Arquitectura de Computadors  
Universitat Politècnica de Catalunya

[doro@ac.upc.edu](mailto:doro@ac.upc.edu)

**Ramon Canal**

[rcanal@ac.upc.edu](mailto:rcanal@ac.upc.edu)

**Antonio Gonzalez**

Intel Labs – Universitat  
Politécnica de Catalunya

[antonio.gonzalez@intel.com](mailto:antonio.gonzalez@intel.com)

**James E. Smith**

Dept. of ECE  
University of Wisconsin

[jes@ece.wisc.edu](mailto:jes@ece.wisc.edu)



# Main Goals

- Exploration of the power/thermal behaviour of architectures with value compression
- Compress values in all microarchitectural blocks
  - Size compression
  - Significance compression
  - Zero compression

Single core, 4 wide issue, 64KB L1 cache, 2MB L2 cache  
(Benchmark: Crafty -SpecInt2K-)

# Value compression styles


32-bit Value



**Size Compression**

Sign ext'n byte

Sign extension bit



**Zero Compression**

zero byte

Zero extension bit




**Significance Compression**

Sign ext'n byte

Sign extension bit



# Hw Value Compression



32-bit embedded processor pipeline with value compression

- Dynamically compress values flowing through the pipeline, with or without compiler help.
- Good for embedded and high performance processors!!


“Very Low Power Pipelines using Significance Compression”, MICRO-33

“Software-Controlled Operand-Gating”, CGO 2004


“Value Compression for Efficient Computation”, EuroPar 2005

# Thermal behaviour


*No Compression*





*Size Comp.*



*Zero Comp.*



*Sign Comp.*



Configurations used:

- Size 8-16-32-64
- Zero 8-16-24-32-40-48-56-64
- Sign 8-16-24-32-40-48-56-64