|
|
|
CURRICULUM VITAE SUMMARY
·
Full CV (Spanish) ·
Resumee (English) CURRENT
TEACHING ACTIVITY (Academic courses 2006/07 and 2007/08) ·
SEGPAR: Arquitectura dels
Microprocessadors Actuals, ETSETB
Telecommunications Engineering ·
MP: Multiprocessor Systems, FIB Computer Science School ·
Parallel
Algorithms and Programming Models (AMPP). Master/PhD course, Computer Architecture and
Technology program. CURRENT RESEARCH AREAS ·
Programming
models for multicore and parallel architectures and their architectural
support (link) ·
Architecture
support for programming models (link) ·
Autonomic systems
and eBusiness platforms (link) CURRENT RESEARCH PROJECTS ·
High-performance
Computing IV -- Basic research project funded by the Spanish Ministry of
Science and Technology TIN2004-07739-C02-01 (link) ·
SARC – EU
FP6 Scalable Computer Architecture (link) ·
ACOTES –
EU FP6 Advanced Compiler Techonologies for Embedded Computing (link) ·
IBM Research
Agreement – Building future Petaflops systems for BSC ·
OpenMP 3.0 (link) UPCOMING
CONFERENCES WITH WHICH I AM AFFILIATED ·
LCPC-07: The 20th International
Workshop on Languages and Compilers for Parallel Computing. University of
Illinois at Urbana-Champaign ·
CC 2008: International
Conference on Compiler Construction. Budapest, Hungary. March 29 - April 6,
2008. PC member. ·
ICS 2008: The 22nd Conference will
be held in the Greek Isles June 2008. Workshops and Tutorials chair. |
||||||||